



SLOS367C-AUGUST 2003-REVISED JUNE 2008

#### 3.1-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER

#### **FEATURES**

- Designed for Wireless or Cellular Handsets and PDAs
- 3.1 W Into 3Ω From a 5-V Supply at THD = 10% (Typ)
- Low Supply Current: 4 mA Typ at 5 V
- Shutdown Current: 0.01 μA Typ
- Fast Startup With Minimal Pop
- Only Three External Components
  - Improved PSRR (-80 dB) and Wide Supply Voltage (2.5 V to 5.5 V) for Direct Battery Operation
  - Fully Differential Design Reduces RF Rectification
  - -63 dB CMRR Eliminates Two Input Coupling Capacitors

#### **APPLICATIONS**


 Ideal for Wireless Handsets, PDAs, and Notebook Computers


#### DESCRIPTION


The TPA6211A1 is a 3.1-W mono fully-differential amplifier designed to drive a speaker with at least 3- $\Omega$  impedance while consuming only 20 mm² total printed-circuit board (PCB) area in most applications. The device operates from 2.5 V to 5.5 V, drawing only 4 mA of quiescent supply current. The TPA6211A1 is available in the space-saving 3-mm × 3-mm QFN (DRB) and the 8-pin MSOP (DGN) PowerPAD<sup>TM</sup> packages.

Features like -80 dB supply voltage rejection from 20 Hz to 2 kHz, improved RF rectification immunity, small PCB area, and a fast startup with minimal pop makes the TPA6211A1 ideal for PDA/smart phone applications.

#### **APPLICATION CIRCUIT**







A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

	PACKAGED		
T <sub>A</sub>	SMALL OUTLINE MSOP PowerPAD™ (DRB) (DGN)		EVALUATION MODULES
–40°C to 85°C	TPA6211A1DRB	TPA6211A1DGN	TPA6211A1EVM

(1) The DGN and DRB are available taped and reeled. To order taped and reeled parts, add the suffix R to the part number (TPA6211A1DGNR or TPA6211A1DRBR).

#### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION			
NAME	DRB, DGN	1/0	DESCRIPTION			
IN-	4	I	Negative differential input			
IN+	3	I	Positive differential input			
V <sub>DD</sub> 6		I	Power supply			
V <sub>O+</sub>	5	0	Positive BTL output			
GND	7	I	High-current ground			
V <sub>O-</sub>	8	0	Negative BTL output			
SHUTDOWN	1	I	Shutdown terminal (active low logic)			
BYPASS	2		Mid-supply voltage, adding a bypass capacitor improves PSRR			
Thermal Pad	-	-	Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.			

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

			UNIT
$V_{DD}$	Supply voltage	-0.3 V to 6 V	
VI	Input voltage	-0.3 V to V <sub>DD</sub> + 0.3 V	
	Continuous total power dissipation	See Dissipation Rating Table	
T <sub>A</sub>	Operating free-air temperature		-40°C to 85°C
TJ	Junction temperature		−40°C to 150°C
T <sub>stg</sub>	Storage temperature		−65°C to 150°C
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds		DRB	260°C
		DGN	235°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **PACKAGE DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup>	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
DGN	2.13 W	17.1 mW/°C	1.36 W	1.11 W	
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W	

(1) Derating factor based on high-k board layout.

Submit Documentation Feedback



#### **RECOMMENDED OPERATION CONDITIONS**

			MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage		2.5		5.5	V
V <sub>IH</sub>	High-level input voltage	SHUTDOWN	1.55			V
V <sub>IL</sub>	Low-level input voltage	SHUTDOWN			0.5	V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TI	EST CONDITION	S	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Output offset voltage (measured differentially)	V <sub>I</sub> = 0 V differen	V <sub>I</sub> = 0 V differential, Gain = 1 V/V, V <sub>DD</sub> = 5.5 V		-9	0.3	9	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.5 \text{ V to } $	5.5 V		,	-85	-60	dB
V <sub>IC</sub>	Common mode input range	$V_{DD} = 2.5 \text{ V to } $	5.5 V		0.5		V <sub>DD</sub> -0.8	V
CMDD	Commence and a selection and in	$V_{DD} = 5.5 V,$	$V_{IC} = 0.5 \text{ V to}$	4.7 V	,	-63	-40	J.
CMRR	Common mode rejection ratio	$V_{DD} = 2.5 V,$	$V_{IC} = 0.5 \text{ V to}$	1.7 V	,	-63	-40	dB
		R <sub>1</sub> = 4 O	Gain = 1 V/V,	$V_{DD} = 5.5 \text{ V}$	,	0.45		V
	Low-output swing	$V_{IN+} = V_{DD}$	$V_{IN-} = 0 \text{ V or}$ $V_{IN-} = V_{DD}$	V <sub>DD</sub> = 3.6 V	,	0.37		
		$V_{IN+} = 0 V,$		V <sub>DD</sub> = 2.5 V	,	0.26	0.4	
		$V_{IN+} = V_{DD}$	Gain = 1 V/V, $V_{IN-} = 0 V \text{ or}$ $V_{IN+} = 0 V$	V <sub>DD</sub> = 5.5 V	,	4.95		V
	High-output swing			V <sub>DD</sub> = 3.6 V		3.18		
				V <sub>DD</sub> = 2.5 V	2	2.13		
I <sub>IH</sub>	High-level input current, shutdown	$V_{DD} = 5.5 V,$	V <sub>I</sub> = 5.8 V	1		58	100	μΑ
I <sub>IL</sub>	Low-level input current, shutdown	$V_{DD} = 5.5 V,$	V <sub>I</sub> = -0.3 V		,	3	100	μΑ
IQ	Quiescent current	$V_{DD} = 2.5 \text{ V to } $	5.5 V, no load		,	4	5	mA
I <sub>(SD)</sub>	Supply current	$V(\overline{SHUTDOWN})$ $R_L = 4\Omega$	$V(\overline{SHUTDOWN}) \le 0.5 \text{ V}, V_{DD} = 2.5 \text{ V to } 5.5 \text{ V},$			0.01	1	μΑ
	Gain	$R_L = 4\Omega$			$\frac{38 \text{ k}\Omega}{\text{R}_{\text{I}}}$	$\frac{40 \text{ k}\Omega}{\text{R}_{\text{I}}}$	$\frac{42 \text{ k}\Omega}{\text{R}_{\text{I}}}$	V/V
	Resistance from shutdown to GND					100		kΩ



#### **OPERATING CHARACTERISTICS**

 $T_A = 25$ °C, Gain = 1 V/V


PARAMETER		-	MIN TYP	MAX	UNIT			
				V <sub>DD</sub> = 5 V	2.4	5		
		THD + N= 1%, f = 1	kHz, $R_L = 3 \Omega$	V <sub>DD</sub> = 3.6 V	1.2	2		
				V <sub>DD</sub> = 2.5 V	0.4	9		
				V <sub>DD</sub> = 5 V	2.2	2		
Po	Output power	THD + N= 1%, f = 1	kHz, $R_L = 4 \Omega$	V <sub>DD</sub> = 3.6 V	1.	1	W	
				$V_{DD} = 2.5 \text{ V}$	0.4	7		
				V <sub>DD</sub> = 5 V	1.3	6		
		THD + N= 1%, f = 1	kHz, $R_L = 8 \Omega$	V <sub>DD</sub> = 3.6 V	0.7	2		
				V <sub>DD</sub> = 2.5 V	0.3	3		
			P <sub>O</sub> = 2 W	V <sub>DD</sub> = 5 V	0.0459	6		
	Total harmonic distortion plus noise	$f = 1 \text{ kHz}, R_L = 3 \Omega$	P <sub>O</sub> = 1 W	V <sub>DD</sub> = 3.6 V	0.059	6		
			P <sub>O</sub> = 300 mW	V <sub>DD</sub> = 2.5 V	0.069	6		
		$f = 1 \text{ kHz}, R_L = 4 \Omega$	P <sub>O</sub> = 1.8 W	V <sub>DD</sub> = 5 V	0.039	6		
THD+N			P <sub>O</sub> = 0.7 W	V <sub>DD</sub> = 3.6 V	0.039	6		
			P <sub>O</sub> = 300 mW	V <sub>DD</sub> = 2.5 V	0.049	6		
			P <sub>O</sub> = 1 W	$V_{DD} = 5 V$	0.029	6		
		$f = 1 \text{ kHz}, R_L = 8 \Omega$	P <sub>O</sub> = 0.5 W	V <sub>DD</sub> = 3.6 V	0.029	6		
			P <sub>O</sub> = 200 mW	V <sub>DD</sub> = 2.5 V	0.039	6		
l.	Cumply ripple rejection retio	V <sub>DD</sub> = 3.6 V, Inputs ac-grounded with		f = 217 Hz	-8	0	dB	
k <sub>SVR</sub>	Supply ripple rejection ratio	$C_i = 2 \mu F, V_{(RIPPLE)} =$	= 200 mV <sub>pp</sub>	f = 20 Hz to 20 kHz	-7	0	иь	
SNR	Signal-to-noise ratio	$V_{DD} = 5 \text{ V}, P_{O} = 2 \text{ W}$	, $R_L = 4 \Omega$		10	5	dB	
W	Output voltage noise	V <sub>DD</sub> = 3.6 V, f = 20 H	Iz to 20 kHz,	No weighting	1	5	\/	
V <sub>n</sub>	Output voltage noise	Inputs ac-grounded	with $C_i = 2 \mu F$	A weighting	1	2	μV <sub>RMS</sub>	
CMRR	Common mode rejection ratio	$V_{DD} = 3.6 \text{ V}, V_{IC} = 1 \text{ V}_{pp}$		f = 217 Hz	-6	5	dB	
Z <sub>I</sub>	Input impedance				38 4	0 44	kΩ	
	Start up time from abutdage	V <sub>DD</sub> = 3.6 V, No C <sub>BYPASS</sub>				4	μs	
	Start-up time from shutdown	$V_{DD} = 3.6 \text{ V}, C_{BYPASS} = 0.1 \mu\text{F}$			2	7	ms	




#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**

			FIGURE
Б	Output nouser	vs Supply voltage	1
Po	Output power	vs Load resistance	2
P <sub>D</sub>	Power dissipation	vs Output power	3, 4
		vs Output power	5, 6, 7
THD+N	Total harmonic distortion + noise	vs Frequency	8-12
		vs Common-mode input voltage	13
K <sub>SVR</sub>	Supply voltage rejection ratio	vs Frequency	14, 15, 16, 17
K <sub>SVR</sub>	Supply voltage rejection ratio	vs Common-mode input voltage	18
	GSM Power supply rejection	vs Time	19
	GSM Power supply rejection	vs Frequency	20
CMDD	Common mode rejection ratio	vs Frequency	21
CMRR	Common-mode rejection ratio	vs Common-mode input voltage	22
	Closed loop gain/phase	vs Frequency	23
	Open loop gain/phase	vs Frequency	24
	Complex compact	vs Supply voltage	25
I <sub>DD</sub>	Supply current	vs Shutdown voltage	26
	Start-up time	vs Bypass capacitor	27












#### TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




#### POWER DISSIPATION vs OUTPUT POWER




# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER












## TOTAL HARMONIC DISTORTION + NOISE




# TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




## TOTAL HARMONIC DISTORTION + NOISE vs









# 0.01 0.005 0.002 0.001 20 50 100 200 500 1k 2k 5k 10k 20k f - Frequency - Hz Figure 11. TOTAL HARMONIC DISTORTION + NOISE vs COMMON MODE INPUT VOLTAGE 0.06




# TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY





# SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY

















#### **GSM POWER SUPPLY REJECTION**



#### ....

#### **GSM POWER SUPPLY REJECTION**








Figure 20.
























#### APPLICATION INFORMATION

#### **FULLY DIFFERENTIAL AMPLIFIER**

The TPA6211A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common- mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around  $V_{DD}/2$  regardless of the common- mode voltage at the input.

#### **Advantages of Fully Differential Amplifiers**

- Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6211A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has a lower mid-supply voltage than that of the TPA6211A1, the common-mode feedback circuit compensates, and the outputs are still biased at the mid-supply point of the TPA6211A1. The inputs of the TPA6211A1 can be biased from 0.5 V to V<sub>DD</sub> 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, C<sub>(BYPASS)</sub>, not required: The fully differential amplifier does not require a bypass capacitor. Any shift in the

mid-supply voltage affects both positive and negative channels equally, thus canceling at the differential output. Removing the bypass capacitor slightly worsens power supply rejection ratio  $(k_{\text{SVR}})$ , but a slight decrease of  $k_{\text{SVR}}$  may be acceptable when an additional component can be eliminated (See Figure 17).

 Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.


#### **APPLICATION SCHEMATICS**

Figure 28 through Figure 31 show application schematics for differential and single-ended inputs. Typical values are shown in Table 1.

**Table 1. Typical Component Values** 

COMPONENT	VALUE
R <sub>I</sub>	40 kΩ
C <sub>(BYPASS)</sub> <sup>(1)</sup>	0.22 μF
Cs	1 μF
C <sub>I</sub>	0.22 μF

(1) C<sub>(BYPASS)</sub> is optional.



(1) C<sub>(BYPASS)</sub> is optional

Figure 28. Typical Differential Input Application Schematic






Figure 29. Differential Input Application Schematic Optimized With Input Capacitors




Figure 30. Single-Ended Input Application Schematic






Figure 31. Differential Input Application Schematic With Input Bandpass Filter

#### **Selecting Components**

#### Resistors (R<sub>i</sub>)

The input resistor  $(R_I)$  can be selected to set the gain of the amplifier according to equation 1.

$$Gain = R_F/R_I \tag{1}$$

The internal feedback resistors (R<sub>F</sub>) are trimmed to 40 k $\Omega$ .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, 1%-tolerance resistors or better are recommended to optimize performance.

#### Bypass Capacitor (CBYPASS) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to  $V_{DD}/2$ . Adding a capacitor filters any noise into this pin, increasing  $k_{SVR}$ .  $C_{(BYPASS)}$ also determines the rise time of  $V_{O+}$  and  $V_{O-}$  when the device exits shutdown. The larger the capacitor, the slower the rise time.

#### Input Capacitor (C<sub>l</sub>)

The TPA6211A1 does not require input coupling capacitors when driven by a differential input source biased from 0.5 V to  $V_{DD}$  - 0.8 V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application, an input capacitor,  $C_l$ , is required to allow the amplifier to bias the input signal to the proper dc level. In this case,  $C_l$  and  $R_l$  form a high-pass filter with the corner frequency defined in Equation 2.

$$f_{C} = \frac{1}{2\pi R_{\parallel} C_{\parallel}}$$

$$-3 dB$$

$$(2)$$

The value of C<sub>1</sub> is an important consideration. It



directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_{\rm l}$  is 10 k $\Omega$  and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as Equation 3.

$$C_{\parallel} = \frac{1}{2\pi R_{\parallel} f_{C}} \tag{3}$$

In this example,  $C_I$  is 0.16  $\mu F$ , so the likely choice ranges from 0.22  $\mu F$  to 0.47  $\mu F$ . Ceramic capacitors are preferred because they are the best choice in preventing leakage current. When polarized capacitors are used, the positive side of the capacitor faces the amplifier input in most applications. The input dc level is held at  $V_{DD}/2$ , typically higher than the source dc level. It is important to confirm the capacitor polarity in the application.

#### Band-Pass Filter (Ra, Ca, and Ca)

It may be desirable to have signal filtering beyond the one-pole high-pass filter formed by the combination of  $C_I$  and  $R_I$ . A low-pass filter may be added by placing a capacitor ( $C_F$ ) between the inputs and outputs, forming a band-pass filter.

An example of when this technique might be used would be in an application where the desirable pass-band range is between 100 Hz and 10 kHz, with a gain of 4 V/V. The following equations illustrate how the proper values of  $C_{\rm F}$  and  $C_{\rm I}$  can be determined.

#### Step 1: Low-Pass Filter

$$f_{c(LPF)} = \frac{1}{2\pi R_F C_F}$$

where R  $_{\mathsf{F}}$  is the internal 40 k $\Omega$  resistor

$$f_{C(LPF)} = \frac{1}{2\pi 40 \text{ k}\Omega \text{ C}_F}$$
 (5)

Therefore,

$$C_{F} = \frac{1}{2\pi 40 \text{ k}\Omega f_{c(LPF)}}$$
 (6)

Substituting 10 kHz for f<sub>c(LPF)</sub> and solving for C<sub>F</sub>:

 $C_F = 398 pF$ 

#### Step 2: High-Pass Filter

$$f_{c(HPF)} = \frac{1}{2\pi R_I C_I}$$

where R<sub>I</sub> is the input resistor

Since the application in this case requires a gain of 4 V/V,  $R_1$  must be set to 10 k $\Omega$ .

Substituting R<sub>I</sub> into equation 6.

$$f_{C(HPF)} = \frac{1}{2\pi \, 10 \, k\Omega \, C_{\parallel}} \tag{8}$$

Therefore,

$$C_{\parallel} = \frac{1}{2\pi \, 10 \, k\Omega \, f_{c(HPF)}} \tag{9}$$

Substituting 100 Hz for f<sub>c(HPF)</sub> and solving for C<sub>I</sub>:

$$C_1 = 0.16 \, \mu F$$

At this point, a first-order band-pass filter has been created with the low-frequency cutoff set to 100 Hz and the high-frequency cutoff set to 10 kHz.

The process can be taken a step further by creating a second-order high-pass filter. This is accomplished by placing a resistor ( $R_a$ ) and capacitor ( $C_a$ ) in the input path. It is important to note that  $R_a$  must be at least 10 times smaller than  $R_l$ ; otherwise its value has a noticeable effect on the gain, as  $R_a$  and  $R_l$  are in series.

#### Step 3: Additional Low-Pass Filter

 $R_a$  must be at least 10x smaller than  $R_l$ , Set  $R_a$  = 1 k $\Omega$ 

$$f_{c(LPF)} = \frac{1}{2\pi R_a C_a}$$
 (10)

Therefore,

$$C_{a} = \frac{1}{2\pi 1 k\Omega f_{c(LPF)}}$$
 (11)

Substituting 10 kHz for f<sub>c(LPF)</sub> and solving for C<sub>a</sub>:

$$C_a = 160 \text{ pF}$$

(4)

(7)

Figure 32 is a bode plot for the band-pass filter in the previous example. Figure 31 shows how to configure the TPA6211A1 as a band-pass filter.




Figure 32. Bode Plot

#### Decoupling Capacitor (C<sub>S</sub>)

The TPA6211A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power-supply decoupling also prevents oscillations for long lead



lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu F$  to 1  $\mu F$ , placed as close as possible to the device  $V_{DD}$  lead works best. For filtering lower frequency noise signals, a 10- $\mu F$  or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

#### **USING LOW-ESR CAPACITORS**

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

# DIFFERENTIAL OUTPUT VERSUS SINGLE-ENDED OUTPUT

Figure 33 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6211A1 amplifier has differential outputs driving both ends of the load. One of several potential benefits to this configuration is power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage the load compared on as ground-referenced load. Plugging 2 1 V<sub>O(PP)</sub> into the power equation, where voltage is squared, yields 4) the output power from the same supply rail and load impedance Equation 12.




Figure 33. Differential Output Configuration

In a typical wireless handset operating at 3.6 V, bridging raises the power into an  $8-\Omega$  speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. This is a 6-dB improvement in sound power-loudness that can be heard. In addition to increased power, there are frequency-response concerns. Consider the single-supply configuration shown in Figure 34. A coupling capacitor (C<sub>C</sub>) is required to block the dc-offset voltage from the load. This capacitor can be quite large (approximately 33  $\mu F$  to 1000  $\mu F$ ) so it tends to be expensive, heavy, occupy valuable PCB area, and additional drawback the of limiting low-frequency performance. This frequency-limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance. This is calculated with Equation 13.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{13}$$

For example, a  $68-\mu F$  capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which



eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 34. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 43the output power of the SE configuration.

## FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient, primarily because of voltage drop across the output-stage transistors. The two components of this internal voltage drop are the headroom or dc voltage drop that varies inversely to output power, and the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the average value of the supply current,  $I_{DD}(avg)$ , determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the

power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 35).




Figure 35. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.



Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$

Where:

$$P_L = \frac{V_L \text{rms}^2}{R_L}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_L}$ 

$$\text{and P}_{SUP} \ = \ V_{DD} \, I_{DD} \text{avg} \quad \text{and} \quad I_{DD} \text{avg} \ = \ \frac{1}{\pi} \int_0^\pi \frac{V_P}{R_L} \, \sin(t) \, \, dt \ = \ -\frac{1}{\pi} \, \times \, \frac{V_P}{R_L} \, \left[ \cos(t) \right]_0^\pi \, = \ \frac{2V_P}{\pi \, R_L}$$

Therefore.

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\pi R_{I}}$$

substituting P<sub>L</sub> and P<sub>SUP</sub> into equation 6, 
$$\frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$
 Where:

$$V_{P} = \sqrt{2 P_{L} R_{L}}$$

P<sub>L</sub> = Power delivered to load
P<sub>SUP</sub> = Power drawn from power supply
V<sub>LRMS</sub> = RMS voltage on BTL load
R<sub>L</sub> = Load resistance
V<sub>P</sub> = Peak voltage on BTL load V<sub>DD</sub> = Power supply voltage

I<sub>DD</sub>avg = Average current drawn from the power supply

 $\eta_{BTL}$  = Efficiency of a BTL amplifier

(14)

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$
(15)

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power

Output Power Efficiency (%)				Max Ambient Temperature <sup>(1)</sup> (°C)
<u>"</u>		5-V, 3	-Ω Systems	
0.5	27.2	1.34	1.84	85 <sup>(2)</sup>
1	38.4	1.60	2.60	76
2.45	60.2	1.62	4.07	75
3.1	67.7	1.48	4.58	82
		5-V, 4-Ω	BTL Systems	
0.5	31.4	1.09	1.59	85 <sup>(2)</sup>
1	44.4	1.25	2.25	85 <sup>(2)</sup>
2	62.8	1.18	3.18	85 <sup>(2)</sup>
2.8	74.3	0.97	3.77	85 <sup>(2)</sup>
		5-V, 8	-Ω Systems	
0.5	44.4	0.625	1.13	85 <sup>(2)</sup>
1	62.8	0.592	1.60	85 <sup>(2)</sup>
1.36	73.3	0.496	1.86	85 <sup>(2)</sup>
1.7 81.9		0.375	2.08	85 <sup>(2)</sup>

DRB package

Package limited to 85°C ambient



Table 2 employs Equation 15 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 2.8-W audio system with 4- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in Equation 15,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

A simple formula for calculating the maximum power dissipated,  $P_{Dmax}$ , may be used for a differential output application:

$$P_{Dmax} = \frac{2V_{DD}^2}{\pi^2 R_L} \tag{16}$$

 $P_{Dmax}$  for a 5-V, 4- $\Omega$  system is 1.27 W.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 3 mm  $\times$ 3 mm DRB package is shown in the dissipation rating table. Converting this to  $\theta_{JA}$ :

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0218} = 45.9^{\circ}\text{C/W}$$
 (17)

Given  $\theta_{JA}$ , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with Equation 18. The maximum recommended junction temperature for the TPA6211A1 is 150°C.

$$T_A Max = T_J Max - \theta_{JA} P_{Dmax}$$
  
= 150 - 45.9(1.27) = 91.7°C (18)

Equation 18 shows that the maximum ambient temperature is 91.7°C (package limited to 85°C ambient) at maximum power dissipation with a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6211A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. In addition, using speakers with an impedance higher than  $4-\Omega$  dramatically increases the thermal performance by reducing the output current.



#### **PCB LAYOUT**

Use the following land pattern for board layout with the 8-pin QFN (DRB) package. Note that the solder paste should use a hatch pattern to fill solder paste at 50% to ensure that there is not too much solder paste under the package.




Figure 36. TPA6211A1 8-Pin QFN (DRB) Board Layout (Top View)





i.com 23-Jun-2008

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA6211A1DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6211A1DGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6211A1DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6211A1DGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6211A1DRB	ACTIVE	SON	DRB	8	121	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6211A1DRBG4	ACTIVE	SON	DRB	8	121	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6211A1DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6211A1DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPA6211A1DGNR	MSOP- Power PAD	DGN	8	2500	330.0	13.0	5.3	3.4	1.4	8.0	12.0	Q1
I	TPA6211A1DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPA6211A1DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPA6211A1DRBR	SON	DRB	8	3000	346.0	346.0	29.0	

## DRB (S-PDSO-N8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.



#### THERMAL PAD MECHANICAL DATA




DRB (S-VSON-N8)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

### DRB (S-VSON-N8)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
  - E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.




# THERMAL PAD MECHANICAL DATA DGN (S-PDS0-G8)

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DGN (R-PDSO-G8) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated